Abstract-The definition of the intrinsic cut-off frequency (fT ) based on the current gain equals to one (0 dB) is critically analyzed. A condition for the validity of the quasi-static estimation of fT is established in terms of the temporal variations of the electric charge and electric flux on the drain, source and gate terminals. Due to the displacement current, an electron traversing the channel length generates a current pulse of finite temporal width. For electron devices where the intrinsic delay time of the current after a transient perturbation is comparable to such width, the displacement currents cannot be neglected and the quasi-static approximation becomes inaccurate. We provide numerical results for some ballistic transistors where the estimation of fT under the quasi-static approximation can be one order of magnitude larger than predictions obtained from a time-dependent numerical simulations of the intrinsic delay time (including particle and displacement currents). In other ballistic transistors, we show that the gate current phasor can be smaller than the drain one at all frequencies, giving no finite value for fT .
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I. INTRODUCTION
T HE development of faster electron devices for digital and analog applications is a constant demand in the electronics industry [1] , [2] .The scientific community tries to quantify how fast the field effect transistors (FETs) work through some figures of merit (FoMs). Unfortunately, there is no such a unique FoM that unequivocally quantifies the speed. Some definitions are linked to a particular circuit or application, others to the intrinsic device itself. Some FoMs are redefined to make them more easily accessible from simulations, or from measurements. Usually, the FoM in digital FET applications are related with times, while in analog ones are commonly described with frequencies.
In digital FET applications, for example, an important FoM is the intrinsic delay time τ d . The idea of this FoM is to quantify the time needed for an output signal to respond to an input signal [3] . Many times, a simpler quasi-static definition of the intrinsic delay time, τ QS d ≈ C · V gs /I ds , is preferred because it is easily accessible from DC (time-independent) simulations [1] . Such expression can be interpreted as the time needed to charge the next gate capacitor C until the gate voltage V gs associated to the ON state, with a constant
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In analog applications, the cut-off frequency f T and the maximum oscillation frequency f max are the main FoMs. The f T is defined as the frequency at which the drain and gate currents become equal (that is a current gain of 0 dB) [5] , [6] . Equivalently, the f max is the frequency at which the power gain is 0 dB [1] . Both frequencies are easily accessible from the measurement of S-parameters and even their intrinsic values (when all parasitic elements of the circuit are eliminated using de-embedding techniques) are measurable. Needless to say, f max , based on Mason's identities [7] , becomes a more relevant FoM in high-frequency analog applications [2] .
It is accepted that, although the intrinsic f T is not the relevant FoM in high frequency analog applications, it is a meritorious FoM providing useful information on the speed of FETs. In order to provide an expression of the cut-off frequency accessible from DC (time-independent) simulations, the so-called quasi-static approximation f QS T ≈ g m /(2πC) is presented in the literature [8] - [12] . It is based on assuming that the drain current is only the DC component related to the (linear) transconductance g m = dI ds /dV gs ≈ I ds /V gs , while the gate current is the displacement component proportional to the capacitor C and frequency. From the previous quasistatic definition of the intrinsic delay time τ
QS d
≈ C · V gs /I ds in digital applications, we easily arrive to the approximation f [14] . This last expression supposedly justifies why the cut-off frequency is a good FoM to quantify the intrinsic switching speed in digital applications. Alternatively, several non-quasi-static approximations are also proposed for more accurate predictions of f T [6] , [8] , [15] , [16] .
In this paper, we discuss if f T can be an appropriate FoM to quantify the intrinsic speed of these nanoscale FETs with dimensions of few nanometers for digital or analog TeraHertz (THz) applications. In such FETs, the electric field generated by an electron crossing the channel is not properly screened and it induces displacement current on the terminals. We will construct a condition for the validity of the quasi-static estimation of f QS T and prove that f T can be a quite misleading estimator (with or without approximations) for the speed of ballistic FETs.
We summarize here four relevant time intervals that will be used along the paper. are the intrinsic delay time mentioned above under the quasistatic approximation and under the zero-order non-quasi-static approximation, respectively. Due to the displacement current, one electron traversing the channel length generates a current pulse 1 . The temporal width of such pulse is defined as τ p . The value of τ p is influenced by the device geometry and the dielectric relaxation time needed for the background charge to neutralize (screen) the electric field generated by the single electron. In the text, we also define f , respectively. Finally, f T is the exact definition of the cut-off frequency from the current gain equals to one. We will see in this paper that f T can differ from f d T .
II. FOURIER ANALYSIS OF f T
In this Section, a Fourier analysis of the definition of f T from the current gain equals to one will be discussed, with special attention to the role played by the particle and displacement currents on it. This complete discussion is valid for any type of (ballistic or non-ballistic) FETs. We will also present the conditions of validity of the quasi-static approximation in terms of the temporal variations of the electric charge plus the electric flux on the drain, source and gate terminals.
A. Preliminary Discussion
We consider a dual-gate FET depicted in Fig. 1(a) with three terminals. The three relevant total (displacement plus particle) currents, named I 1 (t), I 2 (t) and I 3 (t) are associated to the gate, drain and source terminals, respectively, as
being ( r) the electric permittivity, E( r, t) the electric field and J( r, t) the particle current density. We consider d s outwards. The three surfaces in equation (1) construct a surface S = S 1 + S 2 + S 3 that totally enclose an arbitrary volume Ω. Then, by construction, at any time t, the three currents satisfy
which is just the conservation of the total current in the active region Ω due to the application of Gauss's law in S.
In the evaluation of f T , we are interested in a transient simulation. Initially, the three currents have steady-state values I m (0). At t = 0, a (small-signal) voltage perturbation is applied on one of the three FET terminals. Then, during a time interval τ d (we will see later that this time is indeed the intrinsic delay time), the three output currents oscillate. Finally, new steady-state values I m (τ d ) for the three currents 1 In the case of an electron with charge q and velocity v moving between two infinite parallel metals separated with a distance L, it is well known from the Ramo-Shockley-Pellegrini theorem [17] that the square pulse current has a temporal width of τp = L/v and a height equals to qv/L. The total charge of the current pulse is (qv/L) × (L/v) = q. 
Using (2) that ensures
at any time, we easily get
This equation just states that the variation of electron charge from 0 till τ d in the volume Ω is compensated by the variations of the electric flux during this time interval on the surface S.
B. The All-order Definition of f T
The usual definition of f T comes from a FET in common source configuration as plotted in Fig. 1(b) . Following the signs of the currents assigned to the FET of Fig. 1(a) , the currents on the gate and drain terminals of the two-port network are positive when leaving the network. In the twoport network model of Fig. 1(b) , the relationship between the phasor voltagesṼ m (ω) ≡ F{V m (t) − V m (0)}, the phasor currentsĨ m (ω) ≡ F {I m (t) − I m (0)} and the Y -parameter matrix is Ĩ 1 (ω)
where ω is the angular frequency and F{..} is the Fourier transform. The frequency-dependent component Y mn (ω) of the admittance matrix, due to a small signal current I m (t) − I m (0) collected on contact m when a step perturbation V n (t) = V n (0) + ∆V n · u(t) (with u the Heaviside step function) is applied on contact n and zero volts in the rest of terminals, is given by [5] , [18] 
where
The intrinsic cut-off frequency f T computed from the Yparameter is the linear frequency at which the current gain magnitude drops to unity (0 dB) [5] 
The superindex All means that all orders of the Taylor expansions of the Fourier transform in (6) are taken into account (without approximations).
The expression of f QS T within the quasi-static approximation is obtained by computing the term Y 21 from (6) without any frequency dependence, e −jωt ≈ 0, as
The term Y 11 is computed with a zero-order approximation, e −jωt ≈ 1, from (6) as
where ∆Q 1 is defined in (3). The approximation in (8) is based on the assumption that the current pulse τ p is short enough to neglect any displacement component of the drain current. Expression (9) assumes that the gate current is the displacement component. As indicated in the Introduction, from (7), using (8) and (9) , we get
where the term ∆Q 1 /∆V 1 ≡ C 1 is usually associated to the gate capacitor [19] . If we assume that ∆Q 1 ≈ ∆Q 2 , during the transient evolution
we get the condition
where τ
QS d
≈ C 1 ∆V 1 /∆I 2 is the typical quasi-static definition of the intrinsic delay time mentioned in the Introduction when ∆V 1 ≈ V gs giving ∆I 2 ≈ I ds . Then, the definition of the (small-signal) transconductance in equation (8) , with expression (11), can be redefined as [13] 
Putting (12) into (10), one arrives to the final result
which is one of the main reasons why f QS T is interpreted as a relevant FoM on how fast a digital FET works. In summary, the quasi-static approximation is valid whenever the condition ∆Q 1 ≈ ∆Q 2 is satisfied. From (4), such condition can be equivalently written as ∆Q 3 ≈ 0. From (3), the previous conditions in a transient evolution means that the source current rapidly becomes equivalent to its high value I 3 (t) ≈ I 3 (τ d ) while the drain current remains low I 2 (t) ≈ I 2 (0) during the intrinsic delay time interval 0 < t < τ d . These conditions are typical in many FETs with a large channel length L where the intrinsic delay time τ d is much larger than the temporal width of the current pulse generated by one electron τ p , i.e. τ d > τ p . Then, the total (particle and displacement) current in the drain and source contacts are detected only when electrons cross the surfaces S 2 and S 3 , respectively. However, in FET devices with a short channel length L, one can easily get scenarios with τ d ≈ τ p where an electron moving along the channel generates a time-dependent electric field that is detected as displacement current on the source and drain contacts without even crossing the surfaces S 2 (drain contact) and S 3 (source contact).
D. The
Zero-order Non-quasi-static Definition of f
N QS T
In order to better include the drain displacement current, it seems more appropriate to use the same zero-order approximation of the exponential term, e −jωt ≈ 1, that we have used for Y 11 in (9), in the computation of Y 21 from (6)
where ∆Q 2 is also defined in (3). Consequently, from (7), a non-quasi-static estimation (N QS) of f T gives [20] f
This is a first step (zero-order Taylor approximation) in the evaluation of f N QS T beyond the quasi-static approximation. In a typical n-type FET, when ∆V 1 is positive, we can expect a positive transient current I 2 (t) satisfying I 2 (0) ≤ I 2 (t) ≤ I 2 (τ d ), while the current on the source is negative and decreases I 3 (0) ≥ I 3 (t) ≥ I 3 (τ d ) because of the signs selected in Fig 1(b) . Since we deal with an increment of electrons (negative charge) in the channel, we expect I 1 (t) ≥ 0 in the metal. From (3) we get positive ∆Q 1 and ∆Q 3 , while negative ∆Q 2 . Therefore, the expression ∆Q 1 + ∆Q 3 = |∆Q 2 | is achieved, which means |∆Q 1 | < |∆Q 2 |. This condition will be numerically tested later. Therefore, the definition of f N QS T in (15) can be ill-defined because it deals with a square root of a negative number, that is, the condition |h 21 | = 1 cannot be reached with this zero-order non-quasi-static approximation.
We arrive now to a relevant question about the adequacy of f T as a proper FoM for testing FET speed. Is it possible to find FETs where the gate phasor current is always smaller than the drain one, even with the exact definition of the Y parameters in (7)? This would imply that, contrarily to what is assumed in the own definition of f T , the current gain never drops to 0 dB at any frequency.
III. NUMERICAL SIMULATION
The conditions of validity of f QS T were discussed in Section II-C. In Section II-D we pointed out the possibility that the own definition of f T is ill-defined because there is no guarantee that the gate phasor current becomes higher than the drain phasor current as frequency grows. Next, we provide numerical confirmation of these drawbacks for ballistic nanoscale FETs.
A. Device Structure and Time-dependent Simulations
We will consider dual-gate FETs schematically drawn in Fig. 1(a) with a 2D channel material. These 2D materials are expected to improve electron mobility and to suppress the short channel effect for ultra-scaled devices. In order to simplify the numerical simulations (avoiding extra complications, like Klein tunneling or hole transport, that will obscure the interpretations of our numerical results), we will consider only electron transport in the conduction band of a n-type graphenelike material with a linear energy band E k = ± v f | k| being v f = 5 × 10 5 m/s the Fermi velocity and k the wave vector which contains the two degrees of freedom {k x , k z }. The permittivity is = 4 0 in the 2D material and = 3.9 0 in dielectrics with 0 is the vacuum permittivity. Electron transport will be assumed ballistic (without phonon or impurity scattering) and only the electron-electron interaction through the Poisson equation will be considered. The simulation box will not include the 3D-2D contact resistances and other parasitic elements (which are the well-known frequency bottleneck [1] ). Thus, we only simulate the intrinsic performance of FETs. We will consider FET devices with a width of the current pulse associated to one electron comparable to the intrinsic delay time along the channel, i.e. τ p ≈ τ d . These conditions just mean that the channel is short enough and the dielectric relaxation time large enough so that the displacement current of an electron crossing the channel has to be considered in each terminal even when the electron is in the middle of the channel. The extension L depicted in Fig. 1(a) is present to ensure the proper computation of such displacement current, even when the electrons are outside of the volume Ω. The time-dependent total currents in equation (1) The reasons are to avoid extra non-pertinent complexities in the discussions of the results and to approach experimental S-parameters setups which provide measurements through several periods of the oscillating signals.
B. Example 1: Device A
We consider device A with a volume Ω A = 100 × (45 + 1 + 45) × 1125 nm 3 in Fig. 1(a) with the 2D material thickness H = 1 nm and the gate length L = 100 nm. In the simulation box, we set spatial steps ∆x = 10 nm, ∆y = 11.25 nm and ∆z = 225 nm resulting 22×11×7 cells. The DC characteristic plotted in Fig. 2 is computed by time-averaging the total drain current in (1) and by summing the net number of electrons transmitted through the drain surface. Both DC values coincide because the time-averaged displacement current is zero. Such double computation of the drain DC value certifies the correct simulation of the displacement current. The transient currents in response to two square voltage pulses on the gate contact are indicated in Fig. 3 . As illustrated in Fig. 1(b) , since we deal with a small-signal formalism, the evaluation of Y 21 and Y 11 is done with a DC bias, V 2 = 0.1 V, applied between drain and source contacts, and a DC voltage V 1 = −0.05 V plus the transient perturbation ∆V 1 = 0.1 V on the gate. In Fig. 4 , the solid lines are |Y | is no longer linearly increasing with the frequency, which is qualitatively identical to the experimental observations [19] . The values of |Y All 21 | and |Y All 11 | become equal at f T = 1.31 THz. Using the quasi-static approximation in expression (10), we get f QS T = 1.45 THz, which is similar to the previous value f T = 1.31 THz. In the non-quasi-static approximation, the formula (15) requires the restriction |∆Q 1 | > |∆Q 2 |. As illustrated in Fig. 3 (red dashed area) , ∆Q 1 = 11.62×10 −19 C, and Y QS 11 never cross as can be seen in Fig.  4 . Surprisingly, the (zero-order) non-quasi-static model is even worse than the simpler quasi-static one.
The errors when neglecting the displacement current in the computation of f QS T can be quantified from expression (14) . The elimination of the drain displacement current can be justified for those frequencies satisfying that g m is larger or equal than the ω|∆Q 2 |/∆V 1 . By imposing the previous condition, g m ≈ 2πf c |∆Q 2 |/∆V 1 , we get a definition of the maximum frequency f c where the drain displacement current can be reasonably neglected
However, since we have demonstrated in equation (4) 
C. Example 2: Device B
The quasi-static approximation seems to imply that a desired condition for a fast FET is ∆Q 1 → 0 (C 1 → 0) if short channel effects are still under control. Such condition would imply that f
We consider a new design (device B) with the goal of getting C 1 → 0. In particular we consider the same FET of Fig. 1(a) with the geometry Ω B = 20 × (45 + 1 + 45) × 700 nm 3 (gate length L = 20 nm) under the same type of simulation as in device A. In the simulation box, we set spatial steps ∆x = 2 nm, ∆y = 11.25 nm and ∆z = 140 nm resulting 22×11×7 cells. We plot the DC current-voltage characteristic of device B in Fig 5. In spite of the small capacitance, the short channel effects are reasonably under control. We use V 2 = periods than the value of τ d plotted there. So the exact value of the f T is randomly influenced by such oscillations. We have assumed an ideal metallic contact (dielectric relaxation time equals to zero) in all simulations. One can expect significantly different randomness in the oscillations of the Y parameters at high frequency for heavily doped contacts [23] . The problem present in device B is that the real frequency where the device stops working properly is much lower than f To understand the real speed limitation of devices B and C, let us notice that the simulations in Figs. 3, 6 and 9 can be interpreted in two different ways. First, as we have done up to here, the currents are the FET response to a step voltage perturbation needed for computing the smallsignal Y -parameter in a linear system. Second, they can be identically interpreted as the current response when the gate change from the digital voltage '0' to '1'. Then, the time τ d defined in expression (3) is directly related to the intrinsic delay time τ d discussed in the Introduction as a FoM for digital electronics. In other words, the two pulses in Figs. 3(a) can be understood as the input digital signal and the drain currents as the output digital signals. Certainly, the FETs are not properly switched-off in our small-signal simulations, and a large-signal simulation will be needed, in principle. However, the present simulations are enough to compare the different FET speed estimators. The relation between the input and output signals in Figs. 3, 6 and 9 can be modeled from linear system theory. It is clear that the relevant frequencies are inversely proportional to the time interval τ d . A reasonable expression could be f
In device A, from because of the factor π in (13)). In device C, the τ QS d ≈ 0.012 ps is also more than one order of magnitude shorter than the simulated value τ d = 0.138 ps. The reason of this discrepancy is also the condition ∆Q 2 >> ∆Q 1 , which invalidates the quasi-static estimation discussed in Section II-C IV. FINAL DISCUSSION AND CONCLUSIONS
In conclusion, we have established the condition for the validity of the quasi-static approximation of f QS T in terms of the electrical current and electrical flux on the gate, drain and source FET terminals defined in expressions (1) and (3). Such approximation is applicable when ∆Q 1 ≈ ∆Q 2 which means that we are dealing with FETs where the intrinsic delay time is much larger than the temporal width of the current pulse generated by one electron, i.e. τ d > τ p (with large channel length L as in device A). On the contrary, in devices where τ d ≈ τ p (i.e. as in devices B and C with short channel length L), the quasi-static approximation is not applicable because the electric field generated by electrons are not screened inside the device active region, and its associated displacement current becomes relevant during all the time while the electron is traversing the channel. We have shown through analytical arguments supported by numerical simulations that the estimations of the intrinsic cut-off frequency based on |h 21 | = 1 (with the quasi-static f QS T , zero-order non-quasi-static f N QS T or without approximations f T ) can provide misleading results for the speed of FETs. This problem is specially severe for nanoscale FETs which are routinely modeled from quantum transport simulators. The explicit quantum simulation of the time-dependent displacement current and τ d demand such huge amount of computational resources [17] , [23] , [26] that the intrinsic FoM of the speed of such ballistic FET are routinely taken from quasi-static estimations. As shown in some examples in this work, such type of quasi-static estimations can erroneously predict the FET speed by one order of magnitude. Other examples show no finite value of f T underlying an important limitation of the traditional definition of f T to properly quantify the speed of FETs. However, when parasitic elements are included in the simulation, one can expect a tendency to recover the validity of the quasi-static approximation (τ d grows and τ p remains the same) at the price of getting lower FET speed than its intrinsic value.
